Application No.: 10/553,470

Attorney Docket No.: 60291.000041

## AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Previously Presented) A method of monitoring a reduction in thickness of a bonded pair of semiconductor wafers, having a first and a second wafer (1,2),

## the method comprising

- forming a test structure having a systematic row of trenches in an active wafer, said trenches having different defined widths, said active wafer provided for receiving an active circuit in a later step;
- bonding the active wafer with a side which holds the test structure onto the second wafer of the semiconductor wafer pair;
- wherein a targeted thickness of the active wafer during a removal corresponds to a depth of a reference trench of the row of trenches in said test structure, said reference trench neighboured by a shallower and a deeper trench;
- performing the wafer material removal process comprising a polishing process, commencing from a backside of the bonded active wafer until the reference trench is exposed, and optically detected for monitoring a thickness reduction of the active wafer; and
- forming an active circuit in said active wafer in said later step.
- 2. (Previously Presented) The method of claim 1, wherein the systematic row comprises trenches of different depths.
- 3. (Previously Presented) The method of claim 2, wherein deep trenches are formed in an etch process using an etch mask having openings of different widths for the trenches of different widths

Application No.: 10/553,470 Attorney Docket No.: 60291.000041

4. (Previously Presented) The method of claim 1, wherein the trenches are not filled or unfilled prior to bonding the active wafer to the second wafer.

- (Previously Presented) The method of claim 1, wherein the active wafer is a wafer formed of a semiconductor crystal.
- 6. (Previously Presented) The method of claim 1, wherein the second wafer at least comprises an insulating layer.
- 7. (Previously Presented) The method of claim 1, wherein the systematic row is a sequence of trenches that become continuously shallower or continuously deeper.
- 8. (Previously Presented) The method of claim 1 or 7, wherein the trenches are formed as stripe-like trenches each having a certain depth and width, and wherein a respective depth increases as the corresponding width increases.
- 9. (Previously Presented) The method of claim 1, wherein prior to reaching a bottom of the reference trench by the removal process, and prior to exposing the reference trench, the removal process is interrupted at least once for one of an optical monitoring and observation.
- 10. (Previously Presented) A device for monitoring a reduction in thickness of a bonded semiconductor wafer pair comprised of a first and a second wafer, the device comprising
  - a test structure of a systematic row of a plurality of trenches having different widths in a defined manner and formed in the first wafer, said first wafer comprising an active circuit, wherein
  - said active wafer is bonded with a side, in which the test structure is or was formed, onto the second wafer of the semiconductor wafer pair.
  - a thickness of the active wafer corresponds to a depth of a reference trench of the test structure as targeted thickness during a removal process from the backside of the

Application No.: 10/553,470 Attorney Docket No.: 60291.000041

active wafer until the reference trench and the bottom of the reference trench was exposed.

- 11. (Previously Presented) The device of claim 10, wherein the trenches are not filled with a fill material.
- 12. (Previously Presented) The device of claim 10, wherein systematic row of trenches of different depths comprises a systematic configuration with respect to the widths of the trenches such that the trenches are broader the more deeply they are formed in the first as active wafer.
- 13. (Previously Presented) The method of claim 1, wherein the targeted thickness is the desired or a predefined target thickness.
- 14. (Previously Presented) The method of claim 9 or 1, wherein the removal process comprising the polishing process is performed from the backside and is terminated when an optical observation reveals exposure of a bottom of the reference trench, an optical device is directed towards the backside of the active wafer fore such optical observation.
- 15. (Previously Presented) The device of claim 10, wherein the reference trench is located in a central region of the systematic row and on one side of the reference trench at least one or more trenches of smaller depth are located, and at the other side of the reference trench one or more trenches of greater depth are located.
- 16. (Previously Presented) The device of claim 15, wherein on one side at least one or more trenches of smaller width and on the other side at least one or more trenches of greater width are located.
- 17. (Previously Presented) The method of claim 1, wherein the second wafer is a carrier wafer.

Application No.: 10/553,470 Attorney Docket No.: 60291.000041

18. (Previously Presented) The method of claim 1, wherein the row of trenches comprising a plurality of parallel trenches, each having a different width.

- 19. (Previously Presented) The method of claim 1, wherein the neighbouring trenches are several deeper and several shallower trenches.
- 20. (Previously Presented) Method of claim 3, wherein the etch process is performed in particular prior to bonding the active wafer onto the second wafer as carrier wafer.
- 21. (Previously Presented) Method of claim 4, the not filled trenches being open prior to said bonding.
- 22. (Previously Presented) Method of claim 5, the active wafer is comprised of silicon.
- 23. (Previously Presented) Method of claim 6, the second wafer as carrier wafer comprises the insulating layer formed of silicon dioxide.
- 24. (New) A method of monitoring a reduction in thickness of a bonded pair of semiconductor wafers, having a first and a second wafer (1,2),

the method comprising:

forming a test structure having a systematic row of trenches in an active wafer, said trenches having different defined widths, said active wafer provided for receiving an active circuit in a later step;

bonding the active wafer with a side which holds the test structure onto the second wafer of the semiconductor wafer pair;

performing the wafer material removal process comprising a polishing process, commencing from a backside of the bonded active wafer until the reference trench is exposed, and optically detected for monitoring a thickness reduction of the active wafer; and

forming an active circuit in said active wafer in said later step;

Application No.: 10/553,470

Attorney Docket No.: 60291.000041

wherein a targeted thickness of the active wafer during a removal corresponds to a depth of a reference trench of the row of trenches in said test structure, said reference trench neighboured by a shallower and a deeper trench;

wherein the neighbouring trenches are several deeper and several shallower trenches.